


FIG. 1A






FIG. 1B

FIG. 1

FIG. 1A	FIG. 1B	FIG. 1C
---------	---------	---------

3/21




FIG. 1C

4/21




FIG. 2

5/21




FIG. 3

6/21

CODE (real,img)	mapping	result.real	result.img
00	+1,+1	+r	+i
01	+1,-1	+i	-r
10	-1,+1	-i	+r
11	-1,-1	-r	-i

OPCODE	Despreader	4XDESP	8XDESP	16XCorrelate
<i>mux negate unit</i>		<i>C src bit</i>	<i>C src bit</i>	<i>C src bit</i>
x00	T0.img	c[0,1]	c[0,1]	c[0,1]
x01	T0.img	c[2,3]	c[4,5]	c[2,3]
x02	T0.img	c[4,5]	c[8,9]	c[4,5]
x03	T0.img	c[6,7]	c[12,13]	c[6,7]
x04	T0.img	-	c[2,3]	c[8,9]
x05	T0.img	-	c[6,7]	c[10,11]
x06	T0.img	-	c[10,11]	c[12,13]
x07	T0.img	-	c[14,15]	c[14,15]
y08	T0.real	c[0,1]	c[0,1]	c[0,1]
y09	T0.real	c[2,3]	c[4,5]	c[2,3]
y10	T0.real	c[4,5]	c[8,9]	c[4,5]
y11	T0.real	c[6,7]	c[12,13]	c[6,7]
y12	T0.real	-	c[2,3]	c[8,9]
y13	T0.real	-	c[6,7]	c[10,11]
y14	T0.real	-	c[10,11]	c[12,13]
y15	T0.real	-	c[14,15]	c[14,15]
x16	T1.img	c[16,17]	c[16,17]	c[16,17]
x17	T1.img	c[18,19]	c[20,21]	c[18,19]
x18	T1.img	c[20,21]	c[24,25]	c[20,21]
x19	T1.img	c[22,23]	c[28,29]	c[22,23]
x20	T1.img	-	c[18,19]	c[24,25]
x21	T1.img	-	c[22,23]	c[26,27]
x22	T1.img	-	c[26,27]	c[28,29]
x23	T1.img	-	c[30,31]	c[30,31]
y24	T1.real	c[16,17]	c[16,17]	c[16,17]
y25	T1.real	c[18,19]	c[20,21]	c[18,19]
y26	T1.real	c[20,21]	c[24,25]	c[20,21]
y27	T1.real	c[22,23]	c[28,29]	c[22,23]
y28	T1.real	-	c[18,19]	c[24,25]
y29	T1.real	-	c[22,23]	c[26,27]
y30	T1.real	-	c[26,27]	c[28,29]
y31	T1.real	-	c[30,31]	c[30,31]

FIG. 4

7/21







FIG. 5

8/21

PN CODE	MAPPING	45° ROTATED SCALES	COMPLEX MULTIPLICATION	RESULT
00	(1,1)	(1,0)	$i \cdot (a+jb)$	$(a+jb)$
01	(1,-1)	(0,-1)	$-j \cdot (a+jb)$	$(b-ja)$
11	(-1,-1)	(-1,0)	$-i \cdot (a+jb)$	$(-a-jb)$
10	(-1,1)	(0,1)	$j \cdot (a+jb)$	$(-b+ja)$


FIG. 6A



9/21

Despreading Implementation 1

The diagram below implements a 4 chip despreader to two different CODE codes.



16-bit implementation* of despreading opcode

CODE	$O[31:16]=$	$O[15:0]=$
00	$-H=-(I-Q)$	$L=-(I+Q)$
01	$-L=-(I+Q)$	$H=(I-Q)$
10	$L=(I+Q)$	$-H=-(I-Q)$
11	$H=(I-Q)$	$L=(I+Q)$

CODE(real,img)	result.real	result.img
00->-1,-1	$-(r-i)$	$-(r+i)$
01->-1,1	$-(r+i)$	$r-i$
10->1,-1	$r+i$	$-(r-i)$
11->1,1	$r-i$	$r+i$

FIG. 8

10/21

Function	Output	Function
Despreader Trees0	00[15:00]	real-i
Despreader Trees1	00[31:16]	imaginary-q
Despreader Trees2	01[15:00]	real-i
Despreader Trees3	01[31:16]	imaginary-q




FIG. 9

11/21

Despreader integration with input and Output muxes




FIG. 10




FIG. 11





FIG. 12

13/21



—32-bit chain output is added with all zero in the 2x mult before being sent to output mux 1.

—2 32-bit packed outputs C0 and C1 are added together before being sent to output mux 0.

FIG. 13




14/21

<i>mode</i>	<i>code</i>	<i>real result</i>	<i>img result</i>
<i>complex</i>	<i>00</i>	<i>real</i>	<i>img</i>
<i>complex</i>	<i>01</i>	<i>img</i>	<i>-real</i>
<i>complex</i>	<i>10</i>	<i>-img</i>	<i>real</i>
<i>complex</i>	<i>10</i>	<i>-real</i>	<i>-img</i>
<i>complex-cnj</i>	<i>00</i>	<i>real</i>	<i>img</i>
<i>complex-cnj</i>	<i>01</i>	<i>img</i>	<i>-real</i>
<i>complex-cnj</i>	<i>10</i>	<i>-img</i>	<i>real</i>
<i>complex-cnj</i>	<i>11</i>	<i>-real</i>	<i>-img</i>
<i>real-r*</i>	<i>0x</i>	<i>real</i>	
<i>real-r</i>	<i>1x</i>	<i>-real</i>	
<i>real-i**</i>	<i>x0</i>		<i>img</i>
<i>real-i</i>	<i>x1</i>		<i>-img</i>
<i>zero</i>	<i>xx</i>	<i>real</i>	<i>img</i>

** real mode selects the real input and uses code[1] to control negation for the real output.*

*** real mode select the img input and uses code[0] to control negation for the img output.*

FIG. 14



16/21




FIG. 18

17/21




FIG. 19

18/21




FIG. 20

19/21




FIG. 21

Multiplier
Unit




FIG. 22A

Adder
Unit




FIG. 22B

21/21

The A and B input muxes select from the following sets of 32-bit signals:

- 16 Local Interconnects (8 previous DPU/MULTs, 7 next, and DPU Output feedback)
- 9 Global Vertical nets
- 3 Reserved
- LSM Read Data
- LFSR feedback
- ALU Output feedback
- Logical zero (32'h0)




FIG. 23